

# Experimental Study on the Electrical Characteristic of a GaN Hybrid Drain-embedded Gate Injection Transistor (HD-GIT)

Fong Y. C<sup>1</sup> Cheng K. W. E<sup>2</sup>

**Abstract**—The hybrid drain-embedded gate injection transistor (HD-GIT) is a well-developed structure of GaN-based power transistor which solves the issues of current collapse and negative gate threshold voltage. In this paper, the electrical characteristic of a HD-GIT-based GaN power transistor is investigated with experimental study. Based on the gate I-V relationship, the design of the gate driver circuit is discussed. The gate driving losses as well as the switching waveforms of the HD-GIT under hard-switching operations are analyzed. Besides speeding up the switching operation, the reduction in the gate voltage and gate charge saves the gate driving power. These features substantially increase the maximum operating frequency of the HD-GIT-based power converter. The current collapse free operation allows the device working at a wide range of voltage and duty cycle without notable degradation of the dynamic on-state resistance.

**Keywords**—Gallium Nitride (GaN), high-electron-mobility transistor (HEMT).

## I. INTRODUCTION

Semiconductor switches are the key elements of power electronic converters. At present, these power semiconductor devices in the industry are mainly based on the mature Si technology. However, the increasing requirements of high-frequency and high-voltage capabilities of these devices are reaching the physical limits of the Si technology. In order to get rid of the bottleneck in the performance of switching devices, the semiconductor industries have started seeking for alternative power semiconductor materials in recent years. The wide bandgap (WBG) semiconductor materials such as Silicon Carbide (SiC) and Gallium Nitride (GaN) exhibit many superior features over the conventional counterparts. These features include: high blocking voltage, high electron velocity as well as high-temperature capability [1-3], which make these WBG semiconductor materials highly potential for the future power devices.

The GaN-based high electron mobility transistors (HEMTs) have demonstrated remarkable improvements on the power density and efficiency for high frequency power applications such as radiofrequency (RF) and microwave amplifiers. [4-8] In recent years, the adoption of GaN transistors in power converter applications has been reported and confirmed the potential in small footprint and efficient DC-DC converters with conventional hard-switched topologies [9-10]; bidirectional converters for energy storage systems in DC microgrids [11]; integrated converters for vehicular applications [12]; as well as single-phase AC inverters for low-frequency power supply [13] and high-frequency wireless power transfer [14].

Along with the GaN technology maturation, the GaN switches show prominent competitive power in the market. For example, the development of GaN-on-Si fabrication techniques [15-19] has noticeably reduced the material cost; the cascode structure [20] and the gate injection technology [16] offer the normally off options which make them more ready for direct substitution of the Si counterparts. Engineering samples of GaN power transistors are currently available in the market for research and development purposes. In this paper, the experimental study of the GaN power transistor sample with the latest hybrid drain-embedded gate injection transistor (HD-GIT) structure [21] is presented. The electrical characteristic of the HD-GIT sample was measured and modeled. Also, the design considerations such as the gate driver circuit and the switching loss analysis are discussed.

## II. REVIEW ON THE HD-GIT TECHNOLOGY

The HD-GIT structure [21-24] is an improved version of HEMT which also utilizes 2D electron gas with high electron mobility formed at the interface between GaN and AlGaN for conduction; but the gate threshold voltage is altered for normally-off operation [17], [24] and the current-collapse issue is eliminated [22-23].




Fig. 1: Simplified schematic cross section diagram of the HD-GIT structure [21-23]

The simplified schematic cross section of the HD-GIT structure is illustrated in Fig. 1 [21-23]. The holes injected from the p-doped recessed gate significantly increase the threshold voltage of the transistor and make the GIT normally-off. When voltage is applied across the gate and the source which is exceeding the GIT's threshold voltage, the hole is injected to the channel and the electrons can flow with high mobility. Since the hole mobility is significantly lower than that of electrons, the gate current is kept at low level, in the order of mill-amperes. Besides, the supplementary p-GaN region adjacent to the drain electrode suppresses the current-collapse issue by injecting






Fig. 6: Measured drain-to-source resistance  $R_{ds}$  of the HD-GIT sample ( $T_a = 23^\circ\text{C}$ ); (a)  $R_{ds}$  to the gate voltage,  $V_{gs}$ ; (b)  $R_{ds}$  to the gate current,  $I_{gs}$




Fig. 7: The testing circuit, comprising an isolated gate driver and a loading circuit, for the low side HD-GIT

$$I_g = 2.4e-9 \left( e^{\frac{V_{gs}}{0.22}} - 1 \right) \quad (1)$$

If the listed gate resistance,  $r_g = 4.4\Omega$ , is used to adjust the measured gate voltage, the fitted equation becomes

$$I_g = 9.6e-10 \left( e^{\frac{V_{gs} - 4.4I_g}{0.204}} - 1 \right) \quad (2)$$

As shown in Fig. 5, it could be observed that the difference between the fitted curves, (1) and (2), is insignificant. In most cases, the simplified curve (1) would be accurate enough for the calculation of external gate resistor value,  $R_g$  in power switching applications.

At the same time, the on-state drain-to-source resistance,  $R_{ds}$ , was measured with  $V_{ds}$  and  $I_{ds}$ . The responses of  $R_{ds}$  to the gate voltage and current are plotted in Fig. 6. The measured curve in Fig. 6(a) was similar to the  $R_{ds}$  to gate voltage curves of logic level MOSFETs. The  $R_{ds}$  of the HD-GIT dramatically dropped at the gate threshold voltage of around 1.2V and cropped at about 65mΩ. However, unlike the MOSFETs, the HD-GIT requires continuous gate current to hold the device at on state (Fig. 6(b)). At gate plateau voltage of around 1.5V, the gate current was about 5μA.


## 2. Gate Driver Circuit

Based on the measured gate characteristic of the HD-GIT in previous section, the drain-to-source resistance of the device reaches stable value at around  $V_{gs} = 3\text{V}$  and  $I_{gs} = 2\text{mA}$ . By adding a margin of 0.3V to 0.5V and substitute the gate-to-source voltage values into (1), the steady-state gate current,  $I_{g(on)}$  would be about 7.84mA to 19.47mA. Considering that the gate driving losses are determined by the operating voltage of the gate driver; instead of ordinary gate driver of 10V to 15V operating voltage, a Schmitt-trigger buffer, SN74LVC1G17, which operates at 5V, was employed. The external gate resistance,  $R_g$ , was selected according to (3),


$$R_g = \frac{V_{OH} - V_{gs(on)}}{I_{g(on)}} \quad (3)$$

where  $V_{OH}$  is the high-level output voltage of the digital buffer.


In order to speed up the on and off transients, a series connected capacitance,  $C_g$ , was added between the buffer's output and the gate terminals for providing inrush current to charge up the intrinsic capacitance quickly; and also providing negative voltage to ensure off state of the device during low output logic level of the buffer. The selection of  $C_g$  follows equation (4) [28].



(a)



(b)



(c)

Fig. 8: The measured gate waveforms at 1MHz and 50% duty cycle; (a) the PWM signal and the corresponding gate voltage; (b) zoomed in waveforms at ON transient; (c) zoomed in waveforms at OFF transient


$$C_g = \frac{Q_g}{V_{OH} - V_{gs(on)} - V_{neg}} \quad (4)$$

In addition, an external parallel resistor,  $R_{gs}$ , with high resistance was inserted between the gate and source terminals of the device to pull the gate voltage down and ensure the device is in off state when the gate driver circuit is not powered. Based on the listed values in the datasheet of the HD-GIT and on-state voltage margin of 0.3V to 0.5V and negative voltage of 1V, the calculated  $R_g$  and  $C_g$  were 77.0 $\Omega$  to 216.8 $\Omega$  and 10.9nF, respectively.


In the testing circuit, external gate resistance of  $R_g = 100\Omega$ , and series capacitor of  $C_g = 10\text{nF}$  were selected. Moreover, a low-power digital isolator, SI8620BB, was employed to provide galvanic isolation between the signal and power circuits. The gate driving waveforms at 1MHz, generated by the testing circuit, are shown in Fig. 8. The propagation delay time was around 32ns, while the rise and fall time were around 14ns for both turning on and off.

### 3. Hard-switching Performance


A voltage source of  $V_{dc} = 50\text{V}$  and an inductive load of about 10 $\Omega$  were employed in the testing circuit. The HD-GIT was switched at 500kHz. The drain-to-source voltage and the drain current waveforms of the device under hard-switching operation were measured (Fig. 9). As illustrated in the switching waveforms, the durations for the HD-GIT to turn on and off under loading were approximately 20ns and 12ns, respectively. In general, shorter durations for turning on and off would cause lesser switching losses in hard-switched power converters.



(a)



(b)



(c)

Fig. 9: The measured output waveforms at 500kHz and 50% duty cycle; (a) the PWM signal and the corresponding drain voltage and current; (b) zoomed in waveforms at ON transient; (c) zoomed in waveforms at OFF transient

### 3.1. Gate driving Loss Analysis

The gate driving losses for the HD-GIT consist of two major parts – 1) the charge-up losses of the device's intrinsic capacitance, and 2) the conduction losses caused by continuous gate current during on-state. Therefore, the gate driving losses,  $P_{drive}$ , would be approximately

$$P_{drive} = V_{OH} (DI_{g(on)} + fQ_g) \quad (5)$$

where  $D$  is the duty cycle and  $f$  is the switching frequency of the device. Although the HD-GIT requires continuous gate current at on state, the reduction in the driving voltage and gate charge could significantly reduce the gate driving losses at high frequency operation.

### 3.2. Switching Loss Analysis

The magnitude of the energy losses during the ON and OFF operations of the switches are highly dependent on the switching duration,  $T_{sw}$ , which the voltage and current waveforms of the switch are overlapping each other. The switching energy losses,  $E_{sw}$ , can be evaluated as (6).

$$E_{sw} = \int_0^{T_{sw}} V_{ds}(t) I_{ds}(t) dt \quad (6)$$

which can be estimated by linear approximation and simplified to

$$E_{sw} = \frac{V_{ds(off)} I_{ds(on)} T_{sw}}{6} \quad (7)$$

where  $V_{ds(off)}$  is the drain-to-source voltage across the transistor before the on transition or after the off transition while  $I_{ds(on)}$  is the drain current of the transistor before the off transition or after the on transition. Hence, the switching power losses,  $P_{sw(loss)}$ , of the semiconductor switches are directly proportional to the operation frequency and the duration of the switching operations.

$$P_{sw(loss)} = \frac{fT_{sw} V_{ds(off)} I_{ds(on)}}{3} \quad (8)$$

Considering the product,  $V_{ds(off)}I_{ds(on)}$ , is the order of power handling of the semiconductor switches, in order to keep the switching losses below the target factor,  $\alpha$ , the maximum operation frequency,  $f_{max}$ , of the hard switching semiconductor switch should be

$$f_{max} = \frac{3\alpha}{T_{sw}} \quad (9)$$

For example, if the target switching losses factor is 1%; and the WBG switch having average hard switching duration of 20ns, the maximum operation frequency would be

$$f_{max} = \frac{3 \times 0.01}{20e-9} = 1.5MHz \quad (10)$$

### 5. Study on the Current Collapse Issue

Current collapse due to trapping effects is characterized in conventional AlGaIn/GaN HEMTs that the  $R_{ds(on)}$  increases dramatically after applying voltage stress across the drain and source terminals of the device [29]. The degradation of dynamic on-state resistance [30] at high operating voltage would pose a challenge to power electronics design engineers. The HD-GIT structure employed in the sample device of this study was featured as current collapse free [25] at the rated voltage. This feature has been demonstrated in [22] and [23] by applying high voltage pulses with fixed duty cycle to analyze the saturated dynamic  $R_{ds(on)}$ .




Fig. 10: The measured on-state resistance of the HD-GiT sample under different duty cycle, D, and applied voltage

As the trapping effects is a time-accumulative phenomenon [29-30], duty cycle was used as the variable to demonstrate the equilibrium  $R_{ds(on)}$ . As illustrated in Fig.

10, no distinct relationship between the on-state resistance and duty cycle could be observed, which suggests that the effects of the dynamic  $R_{ds(on)}$  of this HD-GIT would be negligible in practical application.

## V. SUMMARY

The WBG semiconductor devices have exhibited their superiority features over the conventional Si technology. The HD-GIT is one of the most well developed structures for GaN power transistors which overcome many practical issues such as the unstable and negative gate threshold voltage and the current collapse phenomenon. Comparing with Si-based MOSFETs and IGBTs, the GaN HEMTs have quite different electrical characteristics; therefore, the gate driver design, hard-switching feature as well as the dynamic on-state resistance should be taken into consideration in the substitution of Si-based devices. This paper demonstrates the gate and switching characteristics of a HD-GIT in circuit design point of view. Due to the reduction in the gate charge and required gate voltage, the gate driving losses at high frequency operation could be greatly reduced compared to the Si-based MOSFETs and IGBTs. The substantial increase in switching speed and the current collapse free operation allow hard-switched power converter design at high power density.

## ACKNOWLEDGMENT

The authors wish to thanks Dr. In-suk Choi for the discussion on the lattice structures and material science of semiconductor devices. The research is support by Power Electronics Research Centre (PERC) and Research Committee at The Hong Kong Polytechnic University.

## REFERENCES

- [1] P. G. Neudeck, R. S. Okojie and L. Y. Chen, "High-temperature electronics - a role for wide bandgap semiconductors?," in *Proc. of the IEEE*, vol. 90, no. 6, pp. 1065-1076, Jun 2002.
- [2] M. A. Khan, G. Simin, S. G. Pytel, A. Monti, E. Santi and J. L. Hudgins, "New Developments in Gallium Nitride and the Impact on Power Electronics," *2005 IEEE 36th Power Electron. Specialists Conf.*, Recife, 2005, pp. 15-26.
- [3] J. Millán, P. Godignon, X. Perpiñà, A. Pérez-Tomás and J. Rebollo, "A Survey of Wide Bandgap Power Semiconductor Devices," in *IEEE Trans. on Power Electron.*, vol. 29, no. 5, pp. 2155-2163, May 2014.
- [4] S. T. Sheppard, K. Doverspike, W. L. Pribble, S. T. Allen, and J.W. Palmour, "High power microwave GaN/AlGaIn HEMTs on siliconcarbide," in *IEEE Electron Device Lett.*, vol. 20, pp. 161-163, Apr. 1999.
- [5] Y. F.Wu, D. Kapolnek, J. P. Ibbetson, P. Parikh, B. P. Keller, and U. K. Mishra, "Very-high power density AlGaIn/GaN HEMTs," in *IEEE Trans. Electron Devices*, vol. 48, pp. 586-590, Mar. 2001.
- [6] L. Shen *et al.*, "AlGaIn/AlN/GaN high-power microwave HEMT," in *IEEE Electron Device Letters*, vol. 22, no. 10, pp. 457-459, Oct. 2001.
- [7] J. W. Johnson *et al.*, "12 W/mm AlGaIn-GaN HFETs on silicon substrates," in *IEEE Electron Device Letters*, vol. 25, no. 7, pp. 459-461, July 2004.
- [8] U. K. Mishra, L. Shen, T. E. Kazior and Y. F. Wu, "GaN-Based RF Power Devices and Amplifiers," in *Proc. of the IEEE*, vol. 96, no. 2, pp. 287-305, Feb. 2008.

- [9] Y. Wu, M. Jacob-Mitos, M. L. Moore and S. Heikman, "A 97.8% Efficient GaN HEMT Boost Converter With 300-W Output Power at 1 MHz," in *IEEE Electron Device Letters*, vol. 29, no. 8, pp. 824-826, Aug. 2008.
- [10] R. Ramachandran and M. Nymand, "Experimental Demonstration of a 98.8% Efficient Isolated DC-DC GaN Converter," in *IEEE Trans. on Ind. Electron.*, vol. 64, no. 11, pp. 9104-9113, Nov. 2017.
- [11] F. Xue, R. Yu and A. Q. Huang, "A 98.3% Efficient GaN Isolated Bidirectional DC-DC Converter for DC Microgrid Energy Storage System Applications," in *IEEE Trans. on Ind. Electron.*, vol. 64, no. 11, pp. 9094-9103, Nov. 2017.
- [12] P. Choi, U. Radhakrishna, C. C. Boon, D. Antoniadis and L. S. Peh, "A Fully Integrated Inductor-Based GaN Boost Converter With Self-Generated Switching Signal for Vehicular Applications," in *IEEE Trans. on Power Electron.*, vol. 31, no. 8, pp. 5365-5368, Aug. 2016.
- [13] C. Zhao *et al.*, "Design and Implementation of a GaN-Based, 100-kHz, 102-W/in<sup>3</sup> Single-Phase Inverter," in *IEEE Journal of Emerging and Selected Topics in Power Electron.*, vol. 4, no. 3, pp. 824-840, Sept. 2016.
- [14] C. Zhao and D. Costinett, "GaN-Based Dual-Mode Wireless Power Transfer Using Multifrequency Programmed Pulse Width Modulation," in *IEEE Trans. on Ind. Electron.*, vol. 64, no. 11, pp. 9165-9176, Nov. 2017.
- [15] P. Chen, R. Zhang, Z.M. Zhao, D.J. Xi, B. Shen, Z.Z. Chen, Y.G. Zhou, S.Y. Xie, W.F. Lu, Y.D. Zheng, "Growth of high quality GaN layers with AlN buffer on Si(111) substrates," in *Journal of Crystal Growth*, vol. 225, no. 2-4, pp. 150-154, 2001.
- [16] K. Y. Zang, S. J. Chua, L. S. Wang, C. V. Thompson, "Evolution of AlN buffer layers on silicon and effects on the properties of epitaxial GaN films," in *phys. stat. sol.*, 0: 2067-2071, 2003.
- [17] Y. Uemoto *et al.*, "Gate Injection Transistor (GIT)—A Normally-Off AlGaIn/GaN Power Transistor Using Conductivity Modulation," in *IEEE Trans. on Electron Devices*, vol. 54, no. 12, pp. 3393-3399, Dec. 2007.
- [18] N. Ikeda, S. Kaya, J. Li, T. Kokawa, Y. Satoh and S. Katoh, "High-power AlGaIn/GaN HFETs on Si substrates," *The 2010 Int. Power Electron. Conf. - ECCE ASIA* -, Sapporo, 2010, pp. 1018-1022.
- [19] W. Mateusz, P. Bogdan, S. Tomasz, P. Regina, "Optimization of AlGaIn/GaN/Si(111) buffer growth conditions for nitride based HEMTs on silicon substrates," in *Journal of Crystal Growth*, vol. 414, pp. 248-253, 2015.
- [20] X. Huang, Z. Liu, Q. Li and F. C. Lee, "Evaluation and Application of 600 V GaN HEMT in Cascode Structure," in *IEEE Trans. on Power Electron.*, vol. 29, no. 5, pp. 2453-2461, May 2014.
- [21] (2017). [Online]. Available: [eu.industrial.panasonic.com/products/semiconductors/power/gan-power-transistors](http://eu.industrial.panasonic.com/products/semiconductors/power/gan-power-transistors)
- [22] K. Tanaka *et al.*, "Suppression of current collapse by hole injection from drain in a normally-off GaN-based hybrid-drain-embedded gate injection transistor," in *Appl. Physics Letters*. vol.107, 163502, Oct. 2015.
- [23] S. Kaneko *et al.*, "Current-collapse-free operations up to 850 V by GaN-GIT utilizing hole injection from drain," *2015 IEEE 27th Int Symp. on Power Semicond. Devices & IC's (ISPSD)*, Hong Kong, 2015, pp. 41-44.
- [24] H. Okita *et al.*, "Through Recess and Regrowth Gate Technology for Realizing Process Stability of GaN-Based Gate Injection Transistors," in *IEEE Trans. on Electron Devices*, vol. 64, no. 3, pp. 1026-1031, Mar. 2017.
- [25] Preliminary Datasheet PGA26C09DV, 2015 [Online]. Available: [mouser.com/pdfdocs/PreliminaryTO220GANDatasheetPGA26C09DV.pdf](http://mouser.com/pdfdocs/PreliminaryTO220GANDatasheetPGA26C09DV.pdf)
- [26] S. Aamir Ahsan, S. Ghosh, S. Khandelwal and Y. S. Chauhan, "Physics-Based Multi-Bias RF Large-Signal GaN HEMT Modeling and Parameter Extraction Flow," in *IEEE Journal of the Electron Devices Society*, vol. 5, no. 5, pp. 310-319, Sept. 2017.
- [27] Y. Xu *et al.*, "A Scalable Large-Signal Multiharmonic Model of AlGaIn/GaN HEMTs and Its Application in C-Band High Power Amplifier MMIC," in *IEEE Trans. on Microwave Theory and Techniques*, vol. 65, no. 8, pp. 2836-2846, Aug. 2017.
- [28] E. Gurpinar and A. Castellazzi, "Single-Phase T-Type Inverter Performance Benchmark Using Si IGBTs, SiC MOSFETs, and GaN HEMTs," in *IEEE Trans. on Power Electron.*, vol. 31, no. 10, pp. 7148-7160, Oct. 2016.
- [29] M. Meneghini *et al.*, "Time- and Field-Dependent Trapping in GaN-Based Enhancement-Mode Transistors With p-Gate," in *IEEE Electron Device Letters*, vol. 33, no. 3, pp. 375-377, March 2012.
- [30] N. Badawi, O. Hilt, E. Bahat-Treidel, J. Böcker, J. Würfl and S. Dieckerhoff, "Investigation of the Dynamic On-State Resistance of 600 V Normally-Off and Normally-On GaN HEMTs," in *IEEE Trans. on Ind. Appl.*, vol. 52, no. 6, pp. 4955-4964, Nov.-Dec. 2016.